Добавил:
Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
ARM PrimeCell multiport memory controller technical reference manual.pdf
Скачиваний:
20
Добавлен:
23.08.2013
Размер:
1.79 Mб
Скачать

Off-chip Connectivity

10.3Pin count reduction by removing functionality

You can reduce the pin count if you do not require certain functionality. The pin count reductions that can be achieved by removing functionality are described under the headings:

Dynamic and static memory and TIC

Dynamic and static memory on page 10-6

Dynamic memory and TIC on page 10-6

Static memory and TIC on page 10-7

Dynamic memory on page 10-7

Static memory on page 10-8.

Note

The signals that are normally multiplexed or not taken off chip are not counted in the following tables. The signals are MPMCRPVHHOUT,

MPMCTESTREQA, and MPMCTESTREQB.

The output and feedback clocks are not counted on the table as various clocking strategies can be used.

10.3.1Dynamic and static memory and TIC

Table 10-3 shows the pin counts that can be achieved for 32-bit and 16-bit systems containing dynamic and static memory and a TIC.

Table 10-3 Pin counts for system with dynamic and static memory and TIC

Databus

Control

Address

Total

 

 

 

 

16

26

28

70

 

 

 

 

32

26

28

86

 

 

 

 

ARM DDI 0215A

Copyright © 2002 ARM Limited. All rights reserved.

10-5

Off-chip Connectivity

10.3.2Dynamic and static memory

Table 10-4 shows the pin counts that can be achieved for 32-bit and 16-bit systems containing dynamic and static memory.

Table 10-4 Pin counts for system with dynamic and static memory

Databus

Control

Address

Total

 

 

 

 

16

25

28

69

 

 

 

 

32

25

28

85

 

 

 

 

The MPMCTESTIN signals are not required.

10.3.3Dynamic memory and TIC

Table 10-5 shows the pin counts that can be achieved for 32-bit and 16-bit systems containing dynamic memory and TIC.

Table 10-5 Pin counts for system with dynamic memory and TIC

Databus

Control

Address

Total

 

 

 

 

16

16

15

47

 

 

 

 

32

16

15

63

 

 

 

 

The MPMCADDROUT[27:15] address signals are not required.

The following static memory signals are not required:

nMPMPMCSTCSOUT[3:0]

nMPMCOEOUT

nMPMCBLSOUT[3:0]

nMPMCWEOUT.

10-6

Copyright © 2002 ARM Limited. All rights reserved.

ARM DDI 0215A

Off-chip Connectivity

10.3.4Static memory and TIC

Table 10-6 shows the pin counts that can be achieved for 32-bit and 16-bit systems containing static memory and a TIC.

Table 10-6 Pin counts for system with static memory and TIC

Databus

Control

Address

Total

 

 

 

 

16

11

28

55

 

 

 

 

32

11

28

71

 

 

 

 

The following dynamic memory signals are not required:

nMPMCDYCSOUT[3:0]

MPMCCKEOUT[3:0]

nMPMCRASOUT

nMPMCCASOUT

nMPMCRPOUT

MPMCDQMOUT[3:0].

10.3.5Dynamic memory

Table 10-7 shows the pin counts that can be achieved for 32-bit and 16-bit systems containing dynamic memory.

Table 10-7 Pin counts for system with dynamic memory

Databus

Control

Address

Total

 

 

 

 

16

15

15

46

 

 

 

 

32

15

15

62

 

 

 

 

The MPMCADDROUT[27:15] address signals are not required.

The following static memory signals are not required:

nMPMPMCSTCSOUT[3:0]

nMPMCOEOUT

nMPMCBLSOUT[3:0]

nMPMCWEOUT.

The MPMCTESTIN test signal is not required.

ARM DDI 0215A

Copyright © 2002 ARM Limited. All rights reserved.

10-7

Off-chip Connectivity

10.3.6Static memory

Table 10-8 shows the pin counts that can be achieved for 32-bit and 16-bit systems containing static memory.

Table 10-8 Pin counts for system with static memory

Databus

Control

Address

Total

 

 

 

 

16

13

28

57

 

 

 

 

32

13

28

73

 

 

 

 

The following dynamic memory signals are not required:

nMPMCDYCSOUT[3:0]

MPMCCKEOUT[3:0]

nMPMCRASOUT

nMPMCCASOUT

nMPMCRPOUT.

The MPMCTESTIN test signals are not required.

10-8

Copyright © 2002 ARM Limited. All rights reserved.

ARM DDI 0215A