- •About This Book
- •Chapter 1: EISA Overview
- •Introduction
- •Compatibility With ISA
- •Memory Capacity
- •Synchronous Data Transfer Protocol
- •Enhanced DMA Functions
- •Bus Master Capabilities
- •Data Bus Steering
- •Bus Arbitration
- •Edge and Level-Sensitive Interrupt Requests
- •Automatic System Configuration
- •EISA Feature/Benefit Summary
- •Chapter 2: EISA Bus Structure Overview
- •Chapter 3: EISA Bus Arbitration
- •EISA Bus Arbitration Scheme
- •Preemption
- •Example Arbitration Between Two Bus Masters
- •Memory Refresh
- •Chapter 4: Interrupt Handling
- •ISA Interrupt Handling Review
- •ISA Interrupt Handling Shortcomings
- •Phantom Interrupts
- •Limited Number of IRQ Lines
- •EISA Interrupt Handling
- •Shareable IRQ Lines
- •Phantom Interrupt Elimination
- •Chapter 5: Detailed Description of EISA Bus
- •Introduction
- •Address Bus Extension
- •Data Bus Extension
- •Bus Arbitration Signal Group
- •Burst Handshake Signal Group
- •Bus Cycle Definition Signal Group
- •Bus Cycle Timing Signal Group
- •Lock Signal
- •Slave Size Signal Group
- •AEN Signal
- •EISA Connector Pinouts
- •Chapter 6: ISA Bus Cycles
- •Introduction
- •8-bit ISA Slave Device
- •16-bit ISA Slave Device
- •Transfers With 8-bit Devices
- •Transfers With 16-bit Devices
- •Standard 16-bit Memory ISA bus Cycle
- •Standard 16-bit I/O ISA bus Cycle
- •ISA DMA Bus Cycles
- •ISA DMA Introduction
- •8237 DMAC Bus Cycle
- •Chapter 7: EISA CPU and Bus Master Bus Cycles
- •Intro to EISA CPU and Bus Master Bus Cycles
- •Standard EISA Bus Cycle
- •General
- •Analysis of EISA Standard Bus Cycle
- •Performance Using EISA Standard Bus Cycle
- •Compressed Bus Cycle
- •General
- •Performance Using Compressed Bus Cycle
- •General
- •Analysis of EISA Burst Transfer
- •Performance Using Burst Transfers
- •DRAM Memory Burst Transfers
- •Downshift Burst Bus Master
- •Chapter 8: EISA DMA
- •DMA Bus Cycle Types
- •Introduction
- •Compatible DMA Bus Cycle
- •Description
- •Performance and Compatibility
- •Type A DMA Bus Cycle
- •Description
- •Performance and Compatibility
- •Type B DMA Bus Cycle
- •Description
- •Performance and Compatibility
- •Type C DMA Bus Cycle
- •Description
- •Performance and Compatibility
- •EISA DMA Transfer Rate Summary
- •Other DMA Enhancements
- •Addressing Capability
- •Preemption
- •Buffer Chaining
- •Ring Buffers
- •Transfer Size
- •Chapter 9: EISA System Configuration
- •ISA I/O Address Space Problem
- •EISA Slot-Specific I/O Address Space
- •EISA Product Identifier
- •EISA Configuration Registers
- •EISA Configuration Process
- •General
- •Configuration File Naming
- •Configuration Procedure
- •Configuration File Macro Language
- •Example Configuration File
- •Example File Explanation
- •Chapter 10: EISA System Buses
- •Introduction
- •Host Bus
- •EISA/ISA Bus
- •Chapter 11: Bridge, Translator, Pathfinder, Toolbox
- •Bus Cycle Initiation
- •Bridge
- •Translator
- •Address Translation
- •Command Line Translation
- •Pathfinder
- •Toolbox
- •Chapter 12: Intel 82350DT EISA Chipset
- •Introduction
- •EISA Bus Controller (EBC) and EISA Bus Buffers (EBBs)
- •General
- •CPU Selection
- •Data Buffer Control and EISA Bus Buffer (EBB)
- •General
- •Transfer Between 32-bit EISA Bus Master and 8-bit ISA Slave
- •Transfer Between 16-bit EISA Bus Master and 8-bit ISA Slave
- •Transfer Between 16-bit ISA Bus Master and 8-bit ISA Slave
- •Transfer Between 16-bit ISA Bus Master and 16-bit ISA Slave
- •Transfer Between 32-bit Host CPU and 32-bit Host Slave
- •Transfer Between 32-bit Host CPU and 8-bit ISA Slave
- •Transfer Between 32-bit Host CPU and 16-bit ISA Slave
- •Transfer Between 32-bit Host CPU and 16-bit EISA Slave
- •Transfer Between 32-bit Host CPU and 32-bit EISA Slave
- •Address Buffer Control and EBB
- •Host CPU Bus Master
- •EISA Bus Master
- •ISA Bus Master
- •Refresh Bus Master
- •DMA Bus Master
- •Host Bus Interface Unit
- •ISA Bus Interface Unit
- •EISA Bus Interface Unit
- •Cache Support
- •Slot-Specific I/O Support
- •Clock Generator Unit
- •I/O Recovery
- •Testing
- •ISP interface unit
- •82357 Integrated System Peripheral (ISP)
- •Introduction
- •NMI Logic
- •Interrupt Controllers
- •DMA Controllers
- •System Timers
- •Central Arbitration Control
- •Refresh Logic
- •Miscellaneous Interface Signals
- •Glossary
- •Index
EISA System Architecture
Translator
Address Translation
The EISA chipset must translate the address being generated by the bus master to forms that are understood by the slave devices on all three buses. Table 11-3 defines the different forms of address information expected by devices on the three buses.
Table 11-3. Address Translation Table
|
Bus Master |
|
|
|
|
Slave Type and Address Expected |
|
|||||||||||||
|
|
|
|
|
|
|
8-bit |
|
|
16-bit |
|
|
16-bit |
|
|
32-bit |
|
|
32-bit |
|
|
Type |
|
|
Address |
|
ISA |
|
|
ISA |
|
|
EISA |
|
|
EISA |
|
|
Host |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Host |
|
|
A[31:2] and |
|
SA[19:0 |
|
|
SA[23:0] and |
|
|
LA[31:2] |
|
|
LA[31:2] |
|
|
A[31:2] and |
|
|
|
CPU |
|
|
BE#[3:0] |
] |
|
|
SBHE# |
|
|
and BE#[3:0] |
|
|
and BE#[3:0] |
|
|
BE#[3:0] |
|
||
|
16-bit |
|
|
LA[31:2] and |
|
SA[19:0 |
|
|
SA[23:0] and |
|
|
LA[31:2] |
|
|
LA[31:2] |
|
|
A[31:2] and |
|
|
|
EISA |
|
|
BE#[3:0] |
] |
|
|
SBHE# |
|
|
and BE#[3:0] |
|
|
and BE#[3:0] |
|
|
BE#[3:0] |
|
||
|
Bus |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Master |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
32-bit |
|
|
LA[31:2] and |
|
SA[19:0 |
|
|
SA[23:0] and |
|
|
LA[31:2] |
|
|
LA[31:2] |
|
|
A[31:2] and |
|
|
|
EISA |
|
|
BE#[3:0] |
] |
|
|
SBHE# |
|
|
and BE#[3:0] |
|
|
and BE#[3:0] |
|
|
BE#[3:0] |
|
||
|
Bus |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Master |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
16-bit |
|
|
SA[23:0] and |
|
SA[19:0 |
|
|
SA[23:0] and |
|
|
LA[31:2] |
|
|
LA[31:2] |
|
|
A[31:2] and |
|
|
|
ISA |
|
|
SBHE# |
] |
|
|
SBHE# |
|
|
and BE#[3:0] |
|
|
and BE#[3:0] |
|
|
BE#[3:0] |
|
||
|
Bus |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Master |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
When an EISA bus master or the host CPU is performing a bus cycle, the EISA chipset must convert the bus master's byte enable outputs, BE#[3:0], into the correct setting on the A0, A1 and BHE# signal lines. Conversely, when an ISA bus master is performing a bus cycle, A0, A1 and BHE# must be converted to the correct setting on the byte enable lines.
Command Line Translation
Each of the three types of bus masters, EISA, ISA and host CPU, uses a specific set of signal lines to indicate the address phase and data phase periods and the type of bus cycle in progress. Conversely, each of the three types of slaves recognizes the same respective set of signals indicating address phase, data phase and the bus cycle type. When a bus master initiates a bus cycle, the EISA chipset must convert the bus master's signal set to those recognized by the other
128